IEEE *Xplore* ®
RELEASE 2.2

Welcome United States Patent and Trademark Office

☐ **Search Results**

BROWSE   SEARCH   IEEE XPLORE GUIDE   SUPPORT

Results for "((upc)<in>metadata)"
Your search matched **298** of **1512515** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

✉ e-mail 🖨 printer friendly

» Search Options

View Session History

New Search

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((upc)<in>metadata)	Search ⟩

☐ Check to search only within this results set

Display Format: ⊙ Citation ○ Citation & Abstract

[view selected items]   **Select All** **Deselect All**

View: **1-25** | 26-50 | 51-75 | 76-100

☐ 1. **UPC benchmarking issues**
El-Ghazawi, T.; Chauvin, S.;
Parallel Processing, International Conference on, 2001.
3-7 Sept. 2001 Page(s):365 - 372
Digital Object Identifier 10.1109/ICPP.2001.952082

AbstractPlus | Full Text: PDF(648 KB)   **IEEE CNF**
Rights and Permissions

☐ 2. **Benchmark measurements of current UPC platforms**
Zhang, Z.; Seidel, S.;
Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEE International
4-8 April 2005 Page(s):8 pp.
Digital Object Identifier 10.1109/IPDPS.2005.123

AbstractPlus | Full Text: PDF(168 KB)   **IEEE CNF**
Rights and Permissions

☐ 3. **Dynamic renegotiation of UPC parameters for arbitrary traffic sources in ATM networks**
Mark, B.L.; Ramamurthy, G.;
Communications, 1996. ICC 96, Conference Record, Converging Technologies for Tomorrow's
Applications. 1996 IEEE International Conference on
Volume 3, 23-27 June 1996 Page(s):1707 - 1711 vol.3
Digital Object Identifier 10.1109/ICC.1996.535298

AbstractPlus | Full Text: PDF(520 KB)   **IEEE CNF**
Rights and Permissions

☐ 4. **UPC Performance and Potential: A NPB Experimental Study**
El-Ghazawi, T.; Cantonnet, F.;
Supercomputing, ACM/IEEE 2002 Conference
16-22 Nov. 2002 Page(s):17 - 17
Digital Object Identifier 10.1109/SC.2002.10034

AbstractPlus | Full Text: PDF(296 KB)   **IEEE CNF**
Rights and Permissions

☐ 5. **Performance monitoring and evaluation of a UPC implementation on a NUMA architecture**
Cantonnet, F.; Yao, Y.; Annareddy, S.; Mohamed, A.S.; El-Ghazawi, T.A.;
Parallel and Distributed Processing Symposium, 2003. Proceedings. International
22-26 April 2003 Page(s):8 pp.
Digital Object Identifier 10.1109/IPDPS.2003.1213492

AbstractPlus | Full Text: PDF(389 KB)   **IEEE CNF**
Rights and Permissions

6. **Real-time estimation and dynamic renegotiation of UPC parameters for arbitrary traffic sources in ATM networks**
Mark, B.L.; Ramamurthy, G.;
Networking, IEEE/ACM Transactions on
Volume 6, Issue 6, Dec. 1998 Page(s):811 - 827
Digital Object Identifier 10.1109/90.748091

AbstractPlus | References | Full Text: PDF(420 KB) IEEE JNL
Rights and Permissions

7. **A usage parameter control for multi-service ATM networks**
Endo, N.; Miki, K.; Ogasawara, N.;
Global Telecommunications Conference, 1994. GLOBECOM '94. 'Communications: The Global Bridge'., IEEE
Volume 2, 28 Nov.-2 Dec. 1994 Page(s):946 - 950 vol.2
Digital Object Identifier 10.1109/GLOCOM.1994.512798

AbstractPlus | Full Text: PDF(472 KB) IEEE CNF
Rights and Permissions

8. **A UPC runtime system based on MPI and POSIX threads**
Zhang Zhang; Savant, J.; Seidel, S.;
Parallel, Distributed, and Network-Based Processing, 2006. PDP 2006. 14th Euromicro International Conference on
15-17 Feb. 2006 Page(s):8 pp.
Digital Object Identifier 10.1109/PDP.2006.16

AbstractPlus | Full Text: PDF(360 KB) IEEE CNF
Rights and Permissions

9. **Productivity analysis of the UPC language**
Cantonnet, F.; Yao, Y.; Zahran, M.; El-Ghazawi, T.;
Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th International
26-30 April 2004 Page(s):254
Digital Object Identifier 10.1109/IPDPS.2004.1303318

AbstractPlus | Full Text: PDF(1347 KB) IEEE CNF
Rights and Permissions

10. **Constructing speech processing systems on universal phonetic codes accompanied with reference acoustic models**
Tanaka, K.; Kojima, H.; Fujimura, N.; Itoh, Y.;
Pattern Recognition, 2002. Proceedings. 16th International Conference on
Volume 3, 11-15 Aug. 2002 Page(s):728 - 731 vol.3
Digital Object Identifier 10.1109/ICPR.2002.1048079

AbstractPlus | Full Text: PDF(333 KB) IEEE CNF
Rights and Permissions

11. **SCI networking for shared-memory computing in UPC: blueprints of the GASNet SCI conduit**
Su, H.; Gordon, B.; Oral, S.; George, A.;
Local Computer Networks, 2004. 29th Annual IEEE International Conference on
16-18 Nov. 2004 Page(s):718 - 725
Digital Object Identifier 10.1109/LCN.2004.107

AbstractPlus | Full Text: PDF(184 KB) IEEE CNF
Rights and Permissions

12. **The effects of user mobility on usage parameter control (UPC) in wireless ATM systems**
Sholander, P.; Martinez, L.; Tolendino, L.; Mah, B.A.;
Performance, Computing and Communications, 1998. IPCCC '98., IEEE International
16-18 Feb. 1998 Page(s):216 - 221
Digital Object Identifier 10.1109/PCCC.1998.659957

AbstractPlus | Full Text: PDF(472 KB) IEEE CNF
Rights and Permissions

13. **Throughput analysis of a DGCRA-based UPC function monitoring misbehaving ABR end-systems**

Witters, J.; Petit, G.H.; Desmet, E.;
IEEE ATM Workshop 1997. Proceedings
25-28 May 1997 Page(s):204 - 213
Digital Object Identifier 10.1109/ATM.1997.624680

AbstractPlus | Full Text: PDF(608 KB)   IEEE CNF
Rights and Permissions

14. **Comparison of UPC mechanisms in a DQDB/B-ISDN gateway**
Gagnaire, M.; Thelen, A.;
Local Computer Networks, 1994. Proceedings., 19th Conference on
2-5 Oct. 1994 Page(s):108 - 117
Digital Object Identifier 10.1109/LCN.1994.386609

AbstractPlus | Full Text: PDF(488 KB)   IEEE CNF
Rights and Permissions

15. **A performance model for fine-grain accesses in UPC**
Zhang Zhang; Seidel, S.R.;
Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International
25-29 April 2006 Page(s):10 pp.
Digital Object Identifier 10.1109/IPDPS.2006.1639302

AbstractPlus | Full Text: PDF(160 KB)   IEEE CNF
Rights and Permissions

16. **Joint source-channel control for real-time VBR over ATM via dynamic UPC renegotiation**
Mark, B.L.; Ramamurthy, G.;
Global Telecommunications Conference, 1996. GLOBECOM '96. 'Communications: The Key to Global Prosperity
Volume 3, 18-22 Nov. 1996 Page(s):1726 - 1731 vol.3
Digital Object Identifier 10.1109/GLOCOM.1996.591934

AbstractPlus | Full Text: PDF(656 KB)   IEEE CNF
Rights and Permissions

17. **Real-time estimation of UPC parameters for arbitrary traffic sources in ATM networks**
Mark, B.L.; Ramamurthy, G.;
INFOCOM '96. Fifteenth Annual Joint Conference of the IEEE Computer Societies. Networking the Next Generation. Proceedings IEEE
Volume 1, 24-28 March 1996 Page(s):384 - 392 vol.1
Digital Object Identifier 10.1109/INFCOM.1996.497917

AbstractPlus | Full Text: PDF(700 KB)   IEEE CNF
Rights and Permissions

18. **Bandwidth renegotiation for VBR video over ATM networks**
Reininger, D.J.; Dipankar Raychaudhuri; Hui, J.Y.;
Selected Areas in Communications, IEEE Journal on
Volume 14, Issue 6, Aug. 1996 Page(s):1076 - 1086
Digital Object Identifier 10.1109/49.508279

AbstractPlus | Full Text: PDF(992 KB)   IEEE JNL
Rights and Permissions

19. **Communication optimizations for fine-grained UPC applications**
Wei-Yu Chen; Iancu, C.; Yelick, K.;
Parallel Architectures and Compilation Techniques, 2005. PACT 2005. 14th International Conference on
17-21 Sept. 2005 Page(s):267 - 278
Digital Object Identifier 10.1109/PACT.2005.13

AbstractPlus | Full Text: PDF(216 KB)   IEEE CNF
Rights and Permissions

20. **Fast Address Translation Techniques for Distributed Shared Memory Compilers**
Cantonnet, F.; El-Ghazawi, T.A.; Lorenz, P.; Gaber, J.;
Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEE International
04-08 April 2005 Page(s):52b - 52b
Digital Object Identifier 10.1109/IPDPS.2005.219

AbstractPlus | Full Text: PDF(304 KB)   IEEE CNF
Rights and Permissions

21. **Optimizing bandwidth limited problems using one-sided communication and overlap**
Bell, C.; Bonachea, D.; Nishtala, R.; Yelick, K.;
Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International
25-29 April 2006 Page(s):10 pp.
Digital Object Identifier 10.1109/IPDPS.2006.1639320

AbstractPlus | Full Text: PDF(240 KB)   IEEE CNF
Rights and Permissions

22. **Efficient bandwidth allocation and call admission control for VBR service using UPC parameters**
Dapeng Wu; Chao, H.J.;
INFOCOM '99. Eighteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Proceedings. IEEE
Volume 3, 21-25 March 1999 Page(s):1044 - 1052 vol.3
Digital Object Identifier 10.1109/INFCOM.1999.751659

AbstractPlus | Full Text: PDF(652 KB)   IEEE CNF
Rights and Permissions

23. **UPC parameter estimation using virtual buffer measurement with application to AAL2 traffic**
Petr, D.W.; Vaddi, G.K.; Yong-Qing Lu;
Global Telecommunications Conference, 1999. GLOBECOM '99
Volume 2, 1999 Page(s):1373 - 1379 vol.2
Digital Object Identifier 10.1109/GLOCOM.1999.829999

AbstractPlus | Full Text: PDF(500 KB)   IEEE CNF
Rights and Permissions

24. **UPC parameters for real-time VBR MPEG traffic applying dynamic bandwidth allocation**
El-Henaoui, S.; Tohme, S.;
Communications, 1996. ICC 96, Conference Record, Converging Technologies for Tomorrow's Applications. 1996 IEEE International Conference on
Volume 1, 23-27 June 1996 Page(s):518 - 522 vol.1
Digital Object Identifier 10.1109/ICC.1996.542250

AbstractPlus | Full Text: PDF(556 KB)   IEEE CNF
Rights and Permissions

25. **Satisfying QOS standard with combined strategy for CAC and UPC**
Shioda, S.; Saito, H.;
Communications, 1995. ICC 95 Seattle, Gateway to Globalization, 1995 IEEE International Conference on
Volume 2, 18-22 June 1995 Page(s):965 - 969 vol.2
Digital Object Identifier 10.1109/ICC.1995.524245

AbstractPlus | Full Text: PDF(428 KB)   IEEE CNF
Rights and Permissions

View: **1-25** | 26-50 | 51-75 | 76-100

Help   Contact Us   Privacy & Security   IEEE.org

Indexed by
Inspec

IEEE *Xplore*®
RELEASE 2.2

Welcome United States Patent and Trademark Office

☐ **Search Results**

BROWSE   SEARCH   IEEE XPLORE GUIDE   SUPPORT

Results for **"(prallel and programming<in>metadata)"**
Your search matched **5** of **1516137** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

✉ e-mail 🖶 printer friendly

» **Search Options**

View Session History

New Search

» **Key**

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

(prallel and programming<in>metadata) | Search > |

☐ Check to search only within this results set

Display Format: ⦿ Citation ◯ Citation & Abstract

| view selected items | **Select All Deselect All**

☐   1. **Task spreading and shrinking on multiprocessor systems and networks of workstations**
Jacob, J.C.; Soo-Young Lee;
Parallel and Distributed Systems, IEEE Transactions on
Volume 10, Issue 10, Oct. 1999 Page(s):1082 - 1101
Digital Object Identifier 10.1109/71.808157

AbstractPlus | References | Full Text: PDF(1124 KB)   IEEE JNL
Rights and Permissions

☐   2. **How the JSDL can exploit the parallelism?**
Rodero, I.; Guim, F.; Corbalan, J.; Labarta, J.;
Cluster Computing and the Grid, 2006. CCGRID 06. Sixth IEEE International Symposium on
Volume 1, 16-19 May 2006 Page(s):8 pp.
Digital Object Identifier 10.1109/CCGRID.2006.55

AbstractPlus | Full Text: PDF(312 KB)   IEEE CNF
Rights and Permissions

☐   3. **Operating system support for dynamic code loading in sensor networks**
Beyer, S.; Taylor, R.; Mayes, K.;
Pervasive Computing and Communications Workshops, 2006. PerCom Workshops 2006.
Fourth Annual IEEE International Conference on
13-17 March 2006 Page(s):5 pp.
Digital Object Identifier 10.1109/PERCOMW.2006.108

AbstractPlus | Full Text: PDF(176 KB)   IEEE CNF
Rights and Permissions

☐   4. **The real-time image processing based on DSP**
Qi Chang; Sun Fuxiong; Huang Tianshu;
Cellular Neural Networks and Their Applications, 2005 9th International Workshop on
28-30 May 2005 Page(s):40 - 43
Digital Object Identifier 10.1109/CNNA.2005.1543155

AbstractPlus | Full Text: PDF(704 KB)   IEEE CNF
Rights and Permissions

☐   5. **Datarol: a parallel machine architecture for fine-grain multithreading**
Amamiya, M.; Tomiyasu, H.; Kusakabe, S.;
Massively Parallel Programming Models, 1997. Proceedings. Third Working Conference on
12-14 Nov. 1997 Page(s):151 - 162
Digital Object Identifier 10.1109/MPPM.1997.715971

AbstractPlus | Full Text: PDF(1132 KB)   IEEE CNF
Rights and Permissions

IEEE Xplore
RELEASE 2.2

Welcome United States Patent and Trademark Office

☐ **Search Results**

BROWSE   **SEARCH**   **IEEE XPLORE GUIDE**   **SUPPORT**

Results for **"(pre-processor<in>metadata)"**
Your search matched **166** of **1516137** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

✉e-mail 🖨 printer friendly

» **Search Options**

View Session History

New Search

» **Key**

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

(pre-processor<in>metadata)   **Search >**

☐ Check to search only within this results set

Display Format: ⦿ Citation ○ Citation & Abstract

⤶ **view selected items**   **Select All Deselect All**   View: **1-25** | 26-50 | 51-75 | 76-100

☐   1. **Automatic selection of features for classification using genetic programming**
Sherrah, J.; Bogner, R.E.; Bouzerdoum, B.;
Intelligent Information Systems, 1996., Australian and New Zealand Conference on
18-20 Nov. 1996 Page(s):284 - 287
Digital Object Identifier 10.1109/ANZIIS.1996.573961

AbstractPlus | Full Text: PDF(416 KB)   **IEEE CNF**
Rights and Permissions

☐   2. **Bragg grating assisted all-optical header pre-processor**
Calabretta, N.; Liu, Y.; de Waardt, H.; Khoe, G.D.; Dorren, H.J.S.;
Electronics Letters
Volume 38, Issue 24, 21 Nov. 2002 Page(s):1560 - 1561
Digital Object Identifier 10.1049/el:20021030

AbstractPlus | Full Text: PDF(296 KB)   **IET JNL**

☐   3. **Real-time animated thermal CAD system for 3-D multilayer structure integrated with compact cold plate**
Kuo, C.Y.; Chen, H.T.; Chen, P.L.; Hung, Y.H.;
Thermal and Thermomechanical Phenomena in Electronic Systems, 2004. ITHERM '04. The Ninth Intersociety Conference on
1-4 June 2004 Page(s):685 - 692 Vol.1

AbstractPlus | Full Text: PDF(1875 KB)   **IEEE CNF**
Rights and Permissions

☐   4. **Performance limitations of joint adaptive channel equalizer and phase locking loop in random oceans: initial test with data**
Yang, T.C.; Al-Kurd, A.;
OCEANS 2000 MTS/IEEE Conference and Exhibition
Volume 2, 11-14 Sept. 2000 Page(s):803 - 808 vol.2
Digital Object Identifier 10.1109/OCEANS.2000.881357

AbstractPlus | Full Text: PDF(556 KB)   **IEEE CNF**
Rights and Permissions

☐   5. **Performance of a target identification algorithm as a function of the discriminant post-processing techniques utilized**
Cohen, M.N.; Sylvester, V.B.;
Aerospace and Electronics Conference, 1998. NAECON 1998. Proceedings of the IEEE 1998 National
13-17 July 1998 Page(s):218 - 227
Digital Object Identifier 10.1109/NAECON.1998.710120

AbstractPlus | Full Text: PDF(784 KB)   **IEEE CNF**
Rights and Permissions

6. **Preliminary comparison between two spectral array pre-processors for wideband beamforming**
Gasparini, O.; Camporeale, C.;
Acoustics, Speech, and Signal Processing, 1995. ICASSP-95., 1995 International Conference on
Volume 5, 9-12 May 1995 Page(s):3551 - 3554 vol.5
Digital Object Identifier 10.1109/ICASSP.1995.479753

AbstractPlus | Full Text: PDF(424 KB)   IEEE CNF
Rights and Permissions

7. **An object-oriented platform for teaching finite element pre-processor programming and design techniques**
Mesquita, R.C.; Souza, R.P.; Pinheiro, T.; Magalhaes, A.L.C.C.;
Magnetics, IEEE Transactions on
Volume 34, Issue 5, Part 1, Sept. 1998 Page(s):3407 - 3410
Digital Object Identifier 10.1109/20.717802

AbstractPlus | References | Full Text: PDF(488 KB)   IEEE JNL
Rights and Permissions

8. **All-optical header processor for packet switched networks**
Calabretta, N.; Liu, Y.; Hill, M.T.; de Waardt, H.; Khoe, G.D.; Dorren, H.J.S.;
Optoelectronics, IEE Proceedings-
Volume 150, Issue 3, 17 June 2003 Page(s):219 - 223
Digital Object Identifier 10.1049/ip-opt:20030392

AbstractPlus | Full Text: PDF(386 KB)   IET JNL

9. **ePAPP: a gigabit embedded protocol analyzer pre-processor**
Hoare, R.R.; Ying Yu; Repanshek, J.J.;
Circuits and Systems, 2005. 48th Midwest Symposium on
7-10 Aug. 2005 Page(s):59 - 62 Vol. 1
Digital Object Identifier 10.1109/MWSCAS.2005.1594039

AbstractPlus | Full Text: PDF(274 KB)   IEEE CNF
Rights and Permissions

10. **Automatically retargetable pre-processor and assembler generation for ASIPs**
Taglietti, L.; Filho, J.O.C.; Casarotto, D.C.; Furtado, O.J.V.; dos Santos, L.C.V.;
IEEE-NEWCAS Conference, 2005. The 3rd International
19-22 June 2005 Page(s):215 - 218
Digital Object Identifier 10.1109/NEWCAS.2005.1496756

AbstractPlus | Full Text: PDF(295 KB)   IEEE CNF
Rights and Permissions

11. **Multimedia thermal CAD system for electronics multilayer structures with compact cold plate**
Ye, Q.L.; Liu, L.K.; Liu, C.Y.; Hung, Y.H.;
Thermal and Thermomechanical Phenomena in Electronic Systems, 2002. ITHERM 2002. The Eighth Intersociety Conference on
30 May-1 June 2002 Page(s):812 - 818
Digital Object Identifier 10.1109/ITHERM.2002.1012538

AbstractPlus | Full Text: PDF(897 KB)   IEEE CNF
Rights and Permissions

12. **A new adaptive algorithm for stereophonic acoustic echo canceller**
Yang-Won Jung; Ji-Ha Lee; Young-Cheol Park; Dae-Hee Youn;
Acoustics, Speech, and Signal Processing, 2000. ICASSP '00. Proceedings. 2000 IEEE International Conference on
Volume 2, 5-9 June 2000 Page(s):II801 - II804 vol.2
Digital Object Identifier 10.1109/ICASSP.2000.859081

AbstractPlus | Full Text: PDF(312 KB)   IEEE CNF
Rights and Permissions

13. **Exploiting conjugate symmetry in power minimization based pre-processing for GPS: reduced complexity and smoothness**
Myrick, W.L.; Zoltowski, M.D.; Goldstein, J.S.;
Acoustics, Speech, and Signal Processing, 2000. ICASSP '00. Proceedings. 2000 IEEE International Conference on
Volume 5, 5-9 June 2000 Page(s):2833 - 2836 vol.5
Digital Object Identifier 10.1109/ICASSP.2000.861104

AbstractPlus | Full Text: PDF(308 KB)   IEEE CNF
Rights and Permissions

14. **A neural network pre-processor for multi-tone detection and estimation**
Rao, S.S.; Sethuraman, S.;
Neural Networks for Signal Processing [1991]., Proceedings of the 1991 IEEE Workshop
30 Sept.-1 Oct. 1991 Page(s):580 - 588
Digital Object Identifier 10.1109/NNSP.1991.239483

AbstractPlus | Full Text: PDF(296 KB)   IEEE CNF
Rights and Permissions

15. **The multi-layer neural network applied to a car detection system**
Nishihara, H.; Kojima, A.; Murakoshi, H.; Ishijima, S.;
Robot and Human Communication, 1992. Proceedings., IEEE International Workshop on
1-3 Sept. 1992 Page(s):88 - 92
Digital Object Identifier 10.1109/ROMAN.1992.253919

AbstractPlus | Full Text: PDF(324 KB)   IEEE CNF
Rights and Permissions

16. **LSCIC Pre-processor Design with Constriction Elucidation**
Kamran, M.; Feng Shi;
Innovative Computing, Information and Control, 2006. ICICIC '06. First International Conference on
Volume 2, 30-01 Aug. 2006 Page(s):26 - 29
Digital Object Identifier 10.1109/ICICIC.2006.306

AbstractPlus | Full Text: PDF(152 KB)   IEEE CNF
Rights and Permissions

17. **The application of linear constraints to an adaptive beamformer**
Mcwhirter, J.; Shepherd, T.; Ward, C.; Jones, R.; Hargrave, P.;
Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '86.
Volume 11, Apr 1986 Page(s):1881 - 1884

AbstractPlus | Full Text: PDF(120 KB)   IEEE CNF
Rights and Permissions

18. **Joint space-time adaptive filtering for DS-CDMA systems with antenna arrays based on the multistage Wiener filter**
Sud, S.; Myrick, W.L.; Goldstein, J.S.;
Communications, 2003. ICC '03. IEEE International Conference on
Volume 4, 11-15 May 2003 Page(s):2335 - 2339 vol.4
Digital Object Identifier 10.1109/ICC.2003.1204303

AbstractPlus | Full Text: PDF(340 KB)   IEEE CNF
Rights and Permissions

19. **Multi-resolution algorithms for clutter rejection**
Jones, J.G.;
Role of Image Processing in Defence and Military Electronics, IEE Colloquium on
9 Apr 1990 Page(s):4/1 - 4/3

AbstractPlus | Full Text: PDF(144 KB)   IET CNF

20. **A parallel implementation of a parametric optimization environment-numerical optimization of an inductor for traction drive systems**
Pahner, U.; Hameyer, K.; Belmans, R.;
Energy Conversion, IEEE Transactions on
Volume 14, Issue 4, Dec. 1999 Page(s):1329 - 1334
Digital Object Identifier 10.1109/60.815068

AbstractPlus | Full Text: PDF(416 KB)   IEEE JNL
Rights and Permissions

21. **A finite element pre-processor for induction motors including motion and circuit constraints**
Chang-Chou Hwang; Salon, S.J.; Palma, R.;
Magnetics, IEEE Transactions on
Volume 24, Issue 6, Nov 1988 Page(s):2573 - 2575
Digital Object Identifier 10.1109/20.92177

AbstractPlus | Full Text: PDF(216 KB)   IEEE JNL
Rights and Permissions

22. **A physics-based, dynamic thermal impedance model for SOI MOSFET's**
Brodsky, J.S.; Fox, R.M.; Zweidinger, D.T.; Veeraraghavan, S.;
Electron Devices, IEEE Transactions on
Volume 44, Issue 6, June 1997 Page(s):957 - 964
Digital Object Identifier 10.1109/16.585551

AbstractPlus | References | Full Text: PDF(200 KB)   IEEE JNL
Rights and Permissions

23. **A physics-based dynamic thermal impedance model for vertical bipolar transistors on SOI substrates**
Brodsky, J.S.; Fox, R.M.; Zweidinger, D.T.;
Electron Devices, IEEE Transactions on
Volume 46, Issue 12, Dec. 1999 Page(s):2333 - 2339
Digital Object Identifier 10.1109/16.808075

AbstractPlus | References | Full Text: PDF(280 KB)   IEEE JNL
Rights and Permissions

24. **A mixed signal multi-chip module with high speed serial output links for the ATLAS level-1 trigger**
Pfeiffer, U.;
Nuclear Science, IEEE Transactions on
Volume 47, Issue 4, Part 1, Aug. 2000 Page(s):1463 - 1467
Digital Object Identifier 10.1109/23.872997

AbstractPlus | Full Text: PDF(688 KB)   IEEE JNL
Rights and Permissions

25. **Effects of bistatic clutter dispersion on STAP systems**
Himed, B.;
Radar, Sonar and Navigation, IEE Proceedings -
Volume 150, Issue 1, Feb. 2003 Page(s):28 - 32
Digital Object Identifier 10.1049/ip-rsn:20030100

AbstractPlus | Full Text: PDF(479 KB)   IET JNL

Help   Contact Us   Privacy & Security   IEEE.org

Indexed by
Inspec

P⊗RTAL

USPTO

Search: ⦿ The ACM Digital Library   ⦾ The Guide

upc

SEARCH

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Term used **upc**   Found **636** of **198,310**

Sort results by | relevance ▾ | 📦 Save results to a Binder   Try an Advanced Search
Display results | expanded form ▾ | ❓ Search Tips   Try this search in The ACM Guide
                                          ☐ Open results in a new window

Results 1 - 20 of 200   Result page: **1** 2 3 4 5 6 7 8 9 10   next
Best 200 shown   Relevance scale ☐ ▱ ▰ ◼ ■

1 Compilers I: A performance analysis of the Berkeley UPC compiler   ■
Parry Husbands, Costin Iancu, Katherine Yelick
June 2003 **Proceedings of the 17th annual international conference on Supercomputing ICS '03**
Publisher: ACM Press

Full text available: 📄 pdf(137.75 KB)   Additional Information: full citation, abstract, references, citings, index terms, review

Unified Parallel C (UPC) is a parallel language that uses a Single Program Multiple Data (SPMD) model of parallelism within a global address space. The global address space is used to simplify programming, especially on applications with irregular data structures that lead to fine-grained sharing between threads. Recent results have shown that the performance of UPC using a commercial compiler is comparable to that of MPI [7]. In this paper we describe a portable open source compiler for UPC. Ou ...

Keywords: UPC, global address space, parallel, performance

2 UPC performance and potential: a NPB experimental study   ■
Tarek El-Ghazawi, Francois Cantonnet
November 2002 **Proceedings of the 2002 ACM/IEEE conference on Supercomputing Supercomputing '02**
Publisher: IEEE Computer Society Press

Full text available: 📄 pdf(229.93 KB)   Additional Information: full citation, abstract, references, citings, index terms

UPC, or Unified Parallel C, is a parallel extension of ANSI C. UPC follows a distributed shared memory programming model aimed at leveraging the ease of programming of the shared memory paradigm, while enabling the exploitation of data locality. UPC incorporates constructs that allow placing data near the threads that manipulate them to minimize remote accesses.This paper gives an overview of the concepts and features of UPC and establishes, through extensive performance measurements of NPB work ...

3 Real-time estimation and dynamic renegotiation of UPC parameters for arbitrary traffic sources in ATM networks   ■
Brian L. Mark, Gopalakrishnan Ramamurthy
December 1998 **IEEE/ACM Transactions on Networking (TON)**, Volume 6 Issue 6
Publisher: IEEE Press

Full text available: 📄 pdf(424.49 KB)   Additional Information: full citation, references, citings, index terms

Keywords: asynchronous transfer mode, quality of service, real-time estimation,

resource allocation, traffic characterization

4 Birds of a feather: UPC---UPC: unified parallel C   ■
Tarek El-Ghazawi, Lauren Smith
November 2006 **Proceedings of the 2006 ACM/IEEE conference on Supercomputing SC '06**
Publisher: ACM Press
Full text available: [🖼] html(2.06 KB)   Additional Information: full citation, abstract

UPC extends ISO C into a Partioned Global Address Space (PGAS) programming language. UPC allows programmers to exploit data locality and parallelism in their applications, while maintaining ease of use. UPC is running ubiquitously across nearly all HPC platforms and has been gaining rising support from the community. UPC is relatively very easy to use for irregular access patterns which can enable many new applications that are hard to express in other paradigms. In this BoF, the UPC consortium ...

5 Shared memory programming for large scale machines   ■
Christopher Barton, Călin Casçaval, George Almási, Yili Zheng, Montse Farreras, Siddhartha Chatterje, José Nelson Amaral
June 2006 **ACM SIGPLAN Notices , Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation PLDI '06**, Volume 41 Issue 6
Publisher: ACM Press
Full text available: [🖼] pdf(245.02 KB)   Additional Information: full citation, abstract, references, index terms

This paper describes the design and implementation of a scalable run-time system and an optimizing compiler for Unified Parallel C (UPC). An experimental evaluation on BlueGene/L®, a distributed-memory machine, demonstrates that the combination of the compiler with the runtime system produces programs with performance comparable to that of efficient MPI programs and good performance scalability up to hundreds of thousands of processors.Our runtime system design solves the problem of maintai ...

Keywords: BlueGene, PGAS programming model, UPC

6 The sustainable-cell-rate usage parameter control with adjustable window for high-   ■
speed multimedia communications
San-Yhi Chen, Li-Fong Lin, Chih-Sheng Chang, Chung-Ju Chang
March 2001 **Proceedings of the 2001 ACM symposium on Applied computing SAC '01**
Publisher: ACM Press
Full text available: [🖼] pdf(437.14 KB)   Additional Information: full citation, references, index terms

Keywords: ATM, SCR, fuzzy, neural fuzzy, usage parameter control

7 Compiling parallel languages: An evaluation of global address space languages: co-   ■
array fortran and unified parallel C
Cristian Coarfa, Yuri Dotsenko, John Mellor-Crummey, François Cantonnet, Tarek El-Ghazawi, Ashrujit Mohanti, Yiyi Yao, Daniel Chavarría-Miranda
June 2005 **Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming PPoPP '05**
Publisher: ACM Press
Full text available: [🖼] pdf(246.41 KB)   Additional Information: full citation, abstract, references, citings, index terms

Co-array Fortran (CAF) and Unified Parallel C (UPC) are two emerging languages for single-program, multiple-data global address space programming. These languages boost programmer productivity by providing shared variables for inter-process communication

instead of message passing. However, the performance of these emerging languages still has room for improvement. In this paper, we study the performance of variants of the NAS MG, CG, SP, and BT benchmarks on several modern architectures to iden ...

Keywords: CAF, UPC, co-array fortran, compilers, global address space languages, parallel languages, performance, scalability, unified parallel C

8 Supercomputers: Evaluating support for global address space languages on the Cray X1

Christian Bell, Wei-Yu Chen, Dan Bonachea, Katherine Yelick

June 2004 **Proceedings of the 18th annual international conference on Supercomputing ICS '04**

Publisher: ACM Press

Full text available: pdf(265.56 KB)   Additional Information: full citation, abstract, references, citings, index terms

The Cray X1 was recently introduced as the first in a new line of parallel systems to combine high-bandwidth vector processing with an MPP system architecture. Alongside capabilities such as automatic fine-grained data parallelism through the use of vector instructions, the X1 offers hardware support for a transparent global-address space (GAS), which makes it an interesting target for GAS languages. In this paper, we describe our experience with developing a portable, open-source and high perfo ...

Keywords: UPC, X1, global address space

9 CORBA based design and implementation of universal personal computing

Mária Törö, Thong Tri Huynh, Jinsong Zhu, Kangming Liu, Victor C. M. Leung

February 2003 **Mobile Networks and Applications**, Volume 8 Issue 1

Publisher: Kluwer Academic Publishers

Full text available: pdf(288.45 KB)   Additional Information: full citation, abstract, references, index terms

Universal personal computing (UPC) supports nomadic computing at user mobility and at terminal mobility levels in a user-friendly way. That is, a user can access computing resources anywhere on the Internet, using any available mobile or stationary terminal attached to any subnet supporting UPC services. These services are provided via agents and enable a personalized computing environment that is familiar to or customized by the user and independent of the terminal and subnet, utilizing locally ...

Keywords: CORBA, agents, internet, personalized computing environment, user mobility

10 Supporting personal mobility for nomadic computing over the internet

Yalun Li, Victor C. M. Leung

April 1997 **ACM SIGMOBILE Mobile Computing and Communications Review**, Volume 1 Issue 1

Publisher: ACM Press

Full text available: pdf(1.42 MB)   Additional Information: full citation, abstract, references, citings

This paper presents a new paradigm for nomadic computing over the Internet called universal personal computing (UPC), where mobile users can access computing resources, network services, and personalized computing environments anywhere using any available terminals. The concept of UPC and system design issues are discussed, and the required system architecture capable of managing different mobile objects, i.e., users and terminals, in the UPC environment is presented. Modifications of connection ...

11 QUICKTALK: a Smalltalk-80 dialect for defining primitive methods

Mark B. Ballard, David Maier, Allen Wirfs-Brock

June 1986 **ACM SIGPLAN Notices , Conference proceedings on Object-oriented programming systems, languages and applications OOPLSA '86**, Volume 21

Issue 11
Publisher: ACM Press

Full text available: pdf(941.14 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>

QUICKTALK is a dialect of Smalltalk-80 that can be compiled directly into native machine code, instead of virtual machine bytecodes. The dialect includes "hints" on the class of method arguments, instance variables, and class variables. We designed the dialect to describe primitive Smalltalk methods. QUICKTALK achieves improved performance over bytecodes by eliminating the interpreter loop on bytecode execution, by reducing the number of message send/returns via binding some tar ...

12 <u>Apex-Map: A Global Data Access Benchmark to Analyze HPC Systems and Parallel Programming Paradigms</u>
Erich Strohmaier, Hongzhang Shan
November 2005 **Proceedings of the 2005 ACM/IEEE conference on Supercomputing SC '05**
Publisher: IEEE Computer Society
Full text available: pdf(406.59 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>index terms</u>

The memory wall and global data movement have become thedominant performance bottleneck for many scientific applications.New characterizations of data access streams and related benchmarks to measure their performances are therefore needed to compare HPC systems,software, and programming paradigms effectively. In this paper, weintroduce a novel global data access benchmark, Apex-Map. It is a parameterized synthetic performance probe and integrates concepts fortemporal and spatial locality into i ...

13 <u>Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management</u>
Canturk Isci, Gilberto Contreras, Margaret Martonosi
December 2006 **Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture MICRO '06**
Publisher: IEEE Computer Society
Full text available: pdf(571.90 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>

Computer architecture has experienced a major paradigm shift from focusing only on raw performance to considering power-performance efficiency as the defining factor of the emerging systems. Along with this shift has come increased interest in workload characterization. This interest fuels two closely related areas of research. First, various studies explore the properties of workload variations and develop methods to identify and track different execution behavior, commonly referred to as "phas ...

14 <u>Microcode verification using SDVS-the method and a case study</u>
Beth Levy
December 1984 **ACM SIGMICRO Newsletter , Proceedings of the 17th annual workshop on Microprogramming MICRO 17**, Volume 15 Issue 4
Publisher: IEEE Press, ACM Press
Full text available: pdf(920.76 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>

This paper describes SDVS (State Delta Verification System), its application to microcode verification, and the verification of a particular example referred to as the H-machine example. The example illustrates how particular microcode that interprets a computer instruction set can be proved correct and how this proof is accomplished with an existing, automated verification system.

15 <u>Traffic descriptor mapping and traffic control for frame relay over ATM network</u>
Sudhir S. Dixit, Sharad Kumar
February 1998 **IEEE/ACM Transactions on Networking (TON)**, Volume 6 Issue 1
Publisher: IEEE Press

Full text available: pdf(345.04 KB)   Additional Information: full citation, references, index terms

Keywords: ATM, cell relay, frame relay, quality of service, traffic management

16 Usage parameter control and bandwidth allocation methods for ATM-based B-ISDN

Naoaki Yamanaka, Youichi Sato, Ken-ichi Sato

July 1992 **ACM SIGCOMM Computer Communication Review**, Volume 22 Issue 3

Publisher: ACM Press

Full text available: pdf(185.59 KB)   Additional Information: full citation, abstract, index terms

This paper proposes a ATM traffic management scheme that utilizes a deterministic source traffic descriptor, a deterministic Usage Parameter Control (UPC) algorithm and a conservative statistical bandwidth allocation method. The scheme not only guarantees the QOS of all connections but also allows for large statistical multiplexing gain. The proposed method, therefore, creates an effective B-ISDN that offers cost-effective broadband variable bit-rate services.

17 μ3L: An HLL-RISC processor for parallel execution of FP-language programs

M. Castan, E. I. Organick

April 1982 **ACM SIGARCH Computer Architecture News , Proceedings of the 9th annual symposium on Computer Architecture ISCA '82**, Volume 10 Issue 3

Publisher: IEEE Computer Society Press, ACM Press

Full text available: pdf(709.88 KB)   Additional Information: full citation, abstract, references, citings, index terms

To eliminate the conceptual distance between the hardware instruction set and the user interface, some architects advocate High Level Language (HLL) machines. To obtain simple, fast and cheap machines, some architects advocate Reduced Instruction Set Computer (RISC) machines. This paper reconciles both views and presents an architecture which has both an HLL user interface and a RISC hardware. Each instance of this architecture is a module of an HLL multiprocessor system. Functio ...

18 Error detection methods

Joseph A. Gallian

September 1996 **ACM Computing Surveys (CSUR)**, Volume 28 Issue 3

Publisher: ACM Press

Full text available: pdf(1.26 MB)   Additional Information: full citation, abstract, references, citings, index terms

The use of check digits with identification numbers for error detection is now standard practice. Notable exceptions such as social security numbers, telephone numbers and serial numbers on currency predate computers. Despite their ubiquity and utility, few people are knowledgeable about the myriad of check digit schemes in use by businesses. In this article we survey many of these schemes. Among them are three that have not been described in journal articles previously.

Keywords: codes

19 On probably correct classification of concepts

Sanjeev R. Kulkarni, Ofer Zeitouni

August 1993 **Proceedings of the sixth annual conference on Computational learning theory COLT '93**

Publisher: ACM Press

Full text available: pdf(583.51 KB)   Additional Information: full citation, references, citings, index terms

20 A hardware description language for processor based digital systems
J. H. Tracey, K. S. Kumar
January 1982 **Proceedings of the 19th conference on Design automation DAC '82**
Publisher: IEEE Press
Full text available: pdf(447.01 KB)   Additional Information: full citation, abstract, references, index terms

A new HDL (Hardware Description Language) for describing processor modules and
support chips is presented in [1,2]. This paper presents a portion of the dissertation and
illustrates the effectiveness of the new descriptive technique in describing complex digital
systems with example descriptions of the PDP-11 computer system and the 2900 bit-slice
components. The examples presented illustrate that the descriptive technique allows
functional abstraction not only at the chip interface level (...

Results 1 - 20 of 200   Result page: **1**   2   3   4   5   6   7   8   9   10   next

Useful downloads: Adobe Acrobat   QuickTime   Windows Media Player   Real Player

P☉RTAL

USPTO

Search: ⊙ The ACM Digital Library   ○ The Guide

parall processing   SEARCH

THE ACM DIGITAL LIBRARY

♥ Feedback Report a problem Satisfaction survey

Terms used **parall** **processing**   Found 117,900 of 198,310

Sort results by   [relevance ▼]   ♥ Save results to a Binder   Try an Advanced Search
Display results   [expanded form ▼]   ② Search Tips   Try this search in The ACM Guide
                                         ☐ Open results in a new window

Results 1 - 20 of 200   Result page: **1** 2 3 4 5 6 7 8 9 10   next
Best 200 shown   Relevance scale ☐ ▭ ▬ ▬ ■

1 Performance evaluation of communicating processes   ■

◈ Ilya Gertner
♦ August 1979 **ACM SIGMETRICS Performance Evaluation Review , ACM SIGSIM
        Simulation Digest , Proceedings of the 1979 ACM SIGMETRICS
        conference on Simulation, measurement and modeling of computer
        systems SIGMETRICS '79**, Volume 8 , 11 Issue 3 , 1
Publisher: ACM Press
Full text available: ⬚ pdf(615.97 KB)   Additional Information: full citation, abstract, references, index terms

> This paper concerns the performance evaluation of an operating system based on
> communicating processes. Processes communicate via messages and there is no shared
> data. Execution of a program is abstracted as a sequence of events to denote significant
> computational steps. A finite state machine model of computation is used for the
> specifications of abstract computational properties and, thereafter, for the selective
> analysis of measurement data. A set of conventions is ...

2 On stability and performance of parallel processing systems   ■

◈ Nicholas Bambos, Jean Walrand
♦ April 1991 **Journal of the ACM (JACM)**, Volume 38 Issue 2
Publisher: ACM Press

Full text available: ⬚ pdf(1.60 MB)   Additional Information: full citation, abstract, references, citings, index terms, review

> The general problem of parallel (concurrent) processing is investigated from a queuing
> theoretic point of view. As a basic simple model, consider infinitely many processors that
> can work simultaneously, and a stream of arriving jobs, each carrying a processing time
> requirement. Upon arrival, a job is allocated to a processor and starts being executed,
> unless it is blocked by another one already in the system. Indeed, any job can be
> randomly blocked by any preceding one, in the se ...

Keywords: database concurrency control, parallel processing, queueing networks,
queueing theory, stability theory, subadditive ergodic theory

3 Models of machines and computation for mapping in multicomputers   ■

◈ Michael G. Norman, Peter Thanisch
♦ September 1993 **ACM Computing Surveys (CSUR)**, Volume 25 Issue 3
Publisher: ACM Press
Full text available: ⬚ pdf(3.49 MB)   Additional Information: full citation, references, citings, index terms

Keywords: mapping, multicomputer load balancing, multicomputers, partitioning, scheduling

4 Survey paper: A survey of control structures in programming languages

David A. Fisher

November 1972 **ACM SIGPLAN Notices**, Volume 7 Issue 11

Publisher: ACM Press

Full text available: pdf(962.30 KB)   Additional Information: full citation, abstract, references, citings

The control structure of programming languages and their development are examined. Languages studied range from machine and assembly languages to procedure and problem-oriented languages. The emphasis, however, is on the control structures themselves, whether in current languages or proposed. Both implicit global interpretation rules for programming languages and explicit control operations are discussed. Many control structures developed through specialization from a small set of primitive sequ ...

5 DASP: a general-purpose MIMD parallel computer using distributed associative processing

Y. K. Park, C. Walter, H. Yee, T. Roden, S. Berkovich

August 1989 **Proceedings of the 1989 ACM/IEEE conference on Supercomputing Supercomputing '89**

Publisher: ACM Press

Full text available: pdf(939.05 KB)   Additional Information: full citation, abstract, references, index terms

This paper presents a general purpose MIMD (Multiple Instruction Stream Multiple Data Stream) loosely-coupled parallel computer called DASP (Distributed Associative Processor). The DASP organization partitions the communication and application functions. The communication functions are performed by custom-made communication handlers called Network Communication Modules, while application functions are performed by any general purpose processor suitable for the application. The communication ...

6 Applications and problem solving environments: A high performance multi-perspective vision studio

Eugene Borovikov, Alan Sussman

June 2003 **Proceedings of the 17th annual international conference on Supercomputing ICS '03**

Publisher: ACM Press

Full text available: pdf(315.96 KB)   Additional Information: full citation, abstract, citings, index terms

We describe a multi-perspective vision studio as a flexible high performance framework for solving complex image processing and machine vision problems on multi-view image sequences. The studio abstracts multi-view image data from image sequence acquisition facilities, stores and catalogs sequences in a high performance distributed database, allows customization of back-end processing services, and can serve custom client applications, thus helping make multi-view video sequence processing effic ...

Keywords: database, distributed system, high-performance, image processing, multi-perspective, vision, volumetric reconstruction

7 Control functions for a multiprocessor architecture

Philip M. Mills

January 1977 **ACM SIGOPS Operating Systems Review**, Volume 11 Issue 1

Publisher: ACM Press

Full text available: pdf(752.91 KB)   Additional Information: full citation, abstract, references

This paper is tutorial in nature in that it applies known techniques to control the execution of processes in a multiprocessor multiprogram environment. Aspects of the software and

hardware needs in a multiprocessor system are discussed. An example hardware system of the less expensive mini or micro processors is used to help illustrate the control software needed. A framework of a small set of control routines is presented for controlling the concurrent execution of processes. Finally, a number ...

8   An on-the-fly reference-counting garbage collector for java

Yossi Levanoni, Erez Petrank

January 2006 **ACM Transactions on Programming Languages and Systems (TOPLAS),**
Volume 28 Issue 1

Publisher: ACM Press

Full text available: pdf(787.15 KB)   Additional Information: full citation, abstract, references, index terms

Reference-counting is traditionally considered unsuitable for multiprocessor systems. According to conventional wisdom, the update of reference slots and reference-counts requires atomic or synchronized operations. In this work we demonstrate this is not the case by presenting a novel reference-counting algorithm suitable for a multiprocessor system that does not require any synchronized operation in its write barrier (not even a compare-and-swap type of synchronization). A second novelty of thi ...

Keywords: Programming languages, garbage collection, memory management, reference-counting

9   The interaction of parallel and sequential workloads on a network of workstations

Remzi H. Arpaci, Andrea C. Dusseau, Amin M. Vahdat, Lok T. Liu, Thomas E. Anderson, David A. Patterson

May 1995 **ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems SIGMETRICS '95/PERFORMANCE '95,**
Volume 23 Issue 1

Publisher: ACM Press

Full text available: pdf(1.36 MB)   Additional Information: full citation, abstract, references, citings, index terms

This paper examines the plausibility of using a network of workstations (NOW) for a mixture of parallel and sequential jobs. Through simulations, our study examines issues that arise when combining these two workloads on a single platform. Starting from a dedicated NOW just for parallel programs, we incrementally relax uniprogramming restrictions until we have a multi-programmed, multi-user NOW for both interactive sequential users and parallel programs. We show that a number of issues associate ...

10   Self-stabilization

Marco Schneider

March 1993 **ACM Computing Surveys (CSUR),** Volume 25 Issue 1

Publisher: ACM Press

Full text available: pdf(2.25 MB)   Additional Information: full citation, abstract, references, citings, index terms, review

In 1973 Dijkstra introduced to computer science the notion of self-stabilization in the context of distributed systems. He defined a system as self-stabilizing when "regardless of its initial state, it is guaranteed to arrive at a legitimate state in a finite number of steps." A system which is not self-stabilizing may stay in an illegitimate state forever. Dijkstra's notion of self-stabilization, which originally had a very narrow scope of application, is provi ...

Keywords: convergence, fault tolerance, self-stabilization, self-stabilizing systems, stabilization, transient errors, transient failures

11   A university's educational program in computer science

George E. Forsythe

January 1967 **Communications of the ACM**, Volume 10 Issue 1
Publisher: ACM Press

Full text available: ⬛ pdf(1.33 MB)   Additional Information: full citation, abstract, references, citings, index terms

After a review of the power of contemporary computers, computer science is defined in several ways. The objectives of computer science education are stated, and it is asserted that in a North American university these will be achieved only through a computer science department. The program at Stanford University is reviewed as an example. The appendices include syllabi of Ph.D. qualifying examinations for Stanford's Computer Science Department.

12 Technical contributions: A conditional critical region pre-processor for C based on the Owicki and Gries scheme
Michael F. Kilian
April 1985 **ACM SIGPLAN Notices**, Volume 20 Issue 4
Publisher: ACM Press
Full text available: ⬛ pdf(648.25 KB)   Additional Information: full citation, references

13 The nucleus of a multiprogramming system
Per Brinch Hansen
April 1970 **Communications of the ACM**, Volume 13 Issue 4
**Publisher:** ACM Press
Full text available: ⬛ pdf(589.23 KB)   Additional Information: full citation, abstract, references, citings

This paper describes the philosophy and structure of a multi-programming system that can be extended with a hierarchy of operating systems to suit diverse requirements of program scheduling and resource allocation. The system nucleus simulates an environment in which program execution and input/output are handled uniformly as parallel, cooperating processes. A fundamental set of primitives allows the dynamic creation and control of a hierarchy of processes as well as the communication among ...

Keywords: message buffering, multiprogramming, operating systems, parallel processes, process communication, process concept, process creation, process hierarchy, process removal

14 Memory consistency and event ordering in scalable shared-memory multiprocessors
Kourosh Gharachorloo, Daniel Lenoski, James Laudon, Phillip Gibbons, Anoop Gupta, John Hennessy
May 1990 **ACM SIGARCH Computer Architecture News , Proceedings of the 17th annual international symposium on Computer Architecture ISCA '90**, Volume 18 Issue 3a
Publisher: ACM Press

Full text available: ⬛ pdf(1.56 MB)   Additional Information: full citation, abstract, references, citings, index terms

Scalable shared-memory multiprocessors distribute memory among the processors and use scalable interconnection networks to provide high bandwidth and low latency communication. In addition, memory accesses are cached, buffered, and pipelined to bridge the gap between the slow shared memory and the fast processors. Unless carefully controlled, such architectural optimizations can cause memory accesses to be executed in an order different from what the programmer expects. The set of allowable ...

15 Subject and classification-code indexes
February 1973 **Proceedings of the 1st annual computer science conference on Program information abstracts CWC '73**
Publisher: ACM Press
Full text available: Additional Information:

pdf(3.19 MB)   full citation, abstract

These indexes were prepared by William S. Stalcup, Steven A. Holton and Anthony E. Petrarca, Department of Computer and Information Science, The Ohio State University with the aid of programs developed by W. Michael Lay as part of his Doctoral research. The technique used for production of these indexes is a variation of the Double-KWIC Coordinate Indexing Technique , various aspects of which have been described by A. E. Petrarca and W. M. Lay in <u>J. Chem. Doc., 9</u>, 256(1969); & ...

16 An overview of the PAISLey project-1984

Pamela Zave

July 1984 **ACM SIGSOFT Software Engineering Notes**, Volume 9 Issue 4

Publisher: ACM Press

Full text available: pdf(756.60 KB)   Additional Information: full citation, abstract, references, citings

PAISLey is an executable specification language that is especially well suited to real-time and distributed systems. It is motivated by an approach to software development based on the separation of problem-oriented from implementation-oriented concerns, and promising several substantial benefits over conventional development cycles. The language is executed by an interpreter that provides capabilities for debugging specifications, giving demonstrations to customers, early performance simulation ...

17 The state of the art: Automatic recognition of vector and parallel operations in a higher level language

Paul B. Schneck

November 1972 **ACM SIGPLAN Notices**, Volume 7 Issue 11

Publisher: ACM Press

Full text available: pdf(424.81 KB)   Additional Information: full citation, abstract, references, citings

A compiler for recognizing statements of a FORTRAN program which are suited for fast execution on a parallel or pipeline machine such as ILLIAC-IV, STAR or ASC is described. The technique employs "interval analysis" to provide flow information to the vector/parallel recognizer. Where profitable the compiler changes scalar variables to subscripted variables. The output of the compiler is an extension to FORTRAN which shows parallel and vector operations explicitly.

Keywords: compiler, flow analysis, interval, parallel computations, pipeline, vector processing

18 Application and experimental evaluation of state space reduction methods for deadlock analysis in Ada

S. Duri, U. Buy, R. Devarapalli, S. M. Shatz

October 1994 **ACM Transactions on Software Engineering and Methodology (TOSEM)**, Volume 3 Issue 4

Publisher: ACM Press

Full text available: pdf(3.08 MB)   Additional Information: full citation, abstract, references, citings, index terms

An emerging challenge for software engineering is the development of the methods and tools to aid design and analysis of concurrent and distributed software. Over the past few years, a number of analysis methods that focus on Ada tasking have been developed. Many of these methods are based on some form of reachability analysis, which has the advantage of being conceptually simple, but the disadvantage of being computationally expensive. We explore the effectiveness of various Petri net-base ...

Keywords: Ada tasking, automatic analysis, concurrency analysis, deadlock detection, experimental evaluation, state space explosion

19 Structured programming and the parallel algorithm

Aaron H. Konstam
June 1975 **ACM SIGCSE Bulletin**, Volume 7 Issue 2
Publisher: ACM Press
Full text available: pdf(377.61 KB)   Additional Information: full citation, index terms

20 Neural networks: a new dimension in expert systems applications
Mohammed H. A. Tafti
March 1992 **ACM SIGMIS Database**, Volume 23 Issue 1
Publisher: ACM Press
Full text available: pdf(378.41 KB)   Additional Information: full citation, abstract, index terms

Despite significant advances in expert systems, efforts to build truly intelligent systems
that approach reasoning and sensory ability of humans have not been rewarding. A new
AI approach, neural networks, utilizes brain-like processing to emulate human learning.
This approach will be the focus of commercial applications of AI in the 90s. This article will
discuss major features of neural networks and address the impact of this approach on
expert systems, as well as implications for research in ...

Results 1 - 20 of 200   Result page: **1** 2 3 4 5 6 7 8 9 10   next

Useful downloads: Adobe Acrobat   QuickTime   Windows Media Player   Real Player

PORTAL

USPTO

Subscribe (Full Service)   Register (Limited Service, Free)   Login

Search: ⦿ The ACM Digital Library   ◯ The Guide

#pragma   SEARCH

THE ACM DIGITAL LIBRARY   ⬥ Feedback Report a problem Satisfaction survey

Term used **#pragma**   Found **921** of **198,310**

Sort results by | relevance ▾ | ⬥ Save results to a Binder   Try an Advanced Search
Display results | expanded form ▾ | ⬚ Search Tips   Try this search in The ACM Guide
                                            ☐ Open results in a new window

Results 1 - 20 of 200   Result page: **1** 2 3 4 5 6 7 8 9 10   next
Best 200 shown   Relevance scale ☐ ▭ ▭ ■ ■

1 Space & Time Partitioning with ARINC 653 and pragma profile   ■
⬥ Joyce L. Tokar
September 2003 **ACM SIGAda Ada Letters , Proceedings of the 12th international
workshop on Real-time Ada IRTAW '03**, Volume XXIII Issue 4
Publisher: ACM Press
Full text available: 📄 pdf(175.63 KB)   Additional Information: full citation, abstract, references

The development of embedded applications is entering into a new domain with the
availability of new high-speed processors and low cost on-chip memory. As the result of
these new developments in hardware, there is an interest in enabling multiple applications
to share a single processor and memory. To facilitate such a model the execution time
and memory space of each application must be protected from other applications in the
system.The ARINC Specification 653[1] provides the definition of an A ...

2 Comments, assertions and pragmas   ■
⬥ P. Grogono
March 1989 **ACM SIGPLAN Notices**, Volume 24 Issue 3
Publisher: ACM Press
Full text available: 📄 pdf(661.94 KB)   Additional Information: full citation, citings, index terms

3 The Ada issues: A readers' guide to the Ada issues   ■
⬥ Erhard Ploedereder
May 1998 **ACM SIGAda Ada Letters**, Volume XVIII Issue 3
Publisher: ACM Press
Full text available: 📄 pdf(2.84 MB)   Additional Information: full citation

4 Multitasking, scheduling: approaches for Ada   ■
⬥ Fred Maymir-Ducharme, Mike Kamrad
July 1990 **Proceedings of the seventh Washington Ada symposium on Ada WADAS
'90**
Publisher: ACM Press
Full text available: 📄 pdf(523.87 KB)   Additional Information: full citation, references, index terms

5 Guide for the use of the Ada Ravenscar Profile in high integrity systems   ■
Alan Burns, Brian Dobbing, Tullio Vardanega
June 2004 **ACM SIGAda Ada Letters**, Volume XXIV Issue 2

Publisher: ACM Press

Full text available: 🔒 pdf(548.17 KB)   Additional Information: <u>full citation</u>, <u>references</u>

6   <u>Real time Ada issues: Ada Issue 00355: priority specific dispatching including round</u> ◼
    <u>robin</u>
Alok Srivastava
August 2006 **ACM SIGAda Ada Letters**, Volume XXVI Issue 2
Publisher: ACM Press
Full text available: 🔒 pdf(92.37 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>index terms</u>

> A means of specifying priority specific dispatching is provided so that FIFO is not the only
> 'within_priorities' scheme supported. A Round_Robin_Within_Priorities dispatching policy
> is defined.

7   <u>Session III: analysis and language support: Programmer specified pointer</u>   ◼
    <u>independence</u>
David Koes, Mihai Budiu, Girish Venkataramani
June 2004 **Proceedings of the 2004 workshop on Memory system performance MSP**
              '04
Publisher: ACM Press
Full text available: 🔒 pdf(191.10 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>index terms</u>

> Good alias analysis is essential in order to achieve high performance on modern
> processors, yet precise interprocedural analysis does not scale well. We present a source
> code annotation, #pragma independent, which provides precise pointer aliasing
> information to the compiler, and describe a tool which highlights the most important and
> most likely correct locations at which a programmer should insert these annotations.
> Using this tool we perform a limit study on the effectiveness of pointer indep ...
>
> **Keywords:** alias analysis, memory performance, pointer independence

8   <u>The role of Ada in real time embedded applications</u>   ◼
Stephen P. Phillips, Peter R. Stevenson
January 1984 **ACM SIGAda Ada Letters**, Volume III Issue 4
Publisher: ACM Press
Full text available: 🔒 pdf(614.05 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>

> This paper discusses executive software requirements peculiar to real time embedded
> systems, such as spacecraft, missile and avionics, and the role of Ada in meeting those
> requirements. In these applications, the cyclical executive has traditionally played a large
> role because of its ability to work efficiently with resource and frequency constraints. The
> Ada pragma provides a way to implement this type of executive in a way that can be
> efficient and easy to use. Progmas of this type could becom ...

9   <u>Automatic compiler recognition of monitor tasks</u>   ◼
Jonathan L. Schilling, Johan Olmütz Nielsen
May 1994 **ACM SIGAda Ada Letters**, Volume XIV Issue 3
Publisher: ACM Press
Full text available: 🔒 pdf(944.58 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>index terms</u>

> Monitor tasks, also known as passive tasks, are a kind of Ada task that is subject to well-
> known and very powerful optimization. In most compilation systems that perform this
> optimization, monitor tasks are identified to the complier by the user, via an
> implementation-defined pragma. This paper describes an alternate approach, whereby the
> compiler automatically recognizes and optimizes monitor tasks, without need of a
> pragma, compiler option, or any other user action. The advantages and disadvan ...

10 Task attribute-based scheduling: extending Ada's support for scheduling

A. Burns, A. J. Wellings

September 2003 **ACM SIGAda Ada Letters , Proceedings of the 12th international workshop on Real-time Ada IRTAW '03**, Volume XXIII Issue 4

Publisher: ACM Press

Full text available: pdf(291.62 KB)   Additional Information: full citation, abstract, references

> Scheduling policies are of crucial importance to realtime systems. Ada currently gives full support to the most popular policy, fixed priority dispatching. In this paper we argue that the language should be extended to support new paradigms such as Earliest Deadline First (EDF), and combined paradigms. Possible extensions to the language in the form of new pragmas are described.

11 The use of Ada in the design of distributed systems

P. Inverardi, F. Mazzanti, C. Montangero

May 1985 **ACM SIGAda Ada Letters , Proceedings of the 1985 annual ACM SIGAda international conference on Ada SIGAda '85**, Volume V Issue 2

Publisher: Cambridge University Press, ACM Press

Full text available: pdf(597.67 KB)   Additional Information: full citation, references, citings, index terms

12 Code analysis of saftey-critical and real-time software using ASIS

William Currie Colket

September 1999 **ACM SIGAda Ada Letters , Proceedings of the 1999 annual ACM SIGAda international conference on Ada SIGAda '99**, Volume XIX Issue 3

Publisher: ACM Press

Full text available: pdf(664.72 KB)   Additional Information: full citation, abstract, references, citings, index terms

> The Ravenscar Profile is a restricted tasking profile that supports applications requiring separate threads of control yet would satisfy the certification requirements of high-integrity (safety-critical) real-time systems. If the Ravenscar Profile were to be used for systems having safety-critical and real-time requirements, it would be valuable to demonstrate that the application satisfies the restrictions. Code analysis is an important technique to support this demonstration. Ada Semantic Inte ...

> **Keywords**: ASIS, Ada language, Ravenscar profile, code analysis, high integrity, real-time, safety-critical, tasking

13 An invitation to Ada 2005

Pascal Leroy

September 2003 **ACM SIGAda Ada Letters**, Volume XXIII Issue 3

Publisher: ACM Press

Full text available: pdf(411.46 KB)   Additional Information: full citation, abstract, references

> Starting in 2000, the ISO technical group in charge of maintaining the Ada language has been looking into possible changes for the next revision of the standard, around 2005. Based on the input from the Ada community, it was felt that the revision was a great opportunity for further enhancing Ada by integrating new programming practices, e.g., in the OOP area; by providing new capabilities for embedded and high-reliability applications; and by remedying annoyances encountered during many years o ...

14 Interfacing low-level C device drivers with Ada 95

Steven Doran

September 1999 **ACM SIGAda Ada Letters , Proceedings of the 1999 annual ACM SIGAda international conference on Ada SIGAda '99**, Volume XIX Issue 3

Publisher: ACM Press

Full text available: pdf(623.74 KB)   Additional Information: full citation, abstract, references, index terms

The personal computer hardware marketplace has grown rapidly in recent years. Many software projects, as a cost-cutting measure, are buying "off-the-self" items to meet heir hardware requirements. Almost all of the device drivers for these devices are written in the C programming language. However, the selection of the programming language for the project does not need to be confined to C. This paper details the powerful tools in Ada 95, such as pragmas to interface code written in other program ...

Keywords: Ada 95, C programming language, device drivers, real-time

15 Introducing Ada 9X
John Barnes
November 1993 **ACM SIGAda Ada Letters**, Volume XIII Issue 6
Publisher: ACM Press
Full text available: pdf(4.39 MB)   Additional Information: full citation, citings, index terms

16 Issues in implementing Ada on multiprocessors
Prasad Vishnubhotla
July 1988 **Proceedings of the fifth Washington Ada symposium on Ada WADAS '88**
Publisher: ACM Press
Full text available: pdf(428.79 KB) Additional Information: full citation, references, index terms

17 ANSI Standard Ada: quick-reference sheet
David A. Smith
July 1984 **ACM SIGAda Ada Letters**, Volume IV Issue 1
Publisher: ACM Press
Full text available: pdf(459.40 KB)   Additional Information: full citation, references, citings

18 Timing studies using a synthetic Whetstone benchmark
Sam Harbaugh, John A. Forakis
September 1984 **ACM SIGAda Ada Letters**, Volume IV Issue 2
Publisher: ACM Press
Full text available: pdf(434.13 KB)   Additional Information: full citation, citings

## 19 Disciplined C
Yves L. Noyelle
December 1995 **ACM SIGPLAN Notices**, Volume 30 Issue 12
Publisher: ACM Press
Full text available: pdf(841.96 KB)   Additional Information: full citation, abstract, index terms

Some proposals to render the C language a truly high level language are presented, as well as a program verifying that a given C program conforms to those proposals.

20 Guidance for the use of the Ada programming language in high integrity systems
B. A. Wichmann
July 1998 **ACM SIGAda Ada Letters**, Volume XVIII Issue 4
Publisher: ACM Press
Full text available: pdf(2.93 MB)   Additional Information: full citation, abstract, citings, index terms

This paper is the current result of a study by the ISO HRG Rapporteur group which is being circulated for comment. Many people have contributed to this, but those who have either attended two recent meetings of group or have made substantial e-mail comments are: Praful V Bhansali (Boeing, USA), Alan Burns (University of York, UK), Bernard Carre' (Praxis Critical Systems, UK), Dan Craigen (ORA, Canada), Nick Johnson MoD, UK), Stephen Michell (Canada), Gilles Motet (DGEI/INSA, France), George Roma ...

Results 1 - 20 of 200   Result page: **1** 2 3 4 5 6 7 8 9 10   next

P⊘RTAL

USPTO

Search: ⊙ The ACM Digital Library   ○ The Guide

+parallel +programming +C

SEARCH

THE ACM DIGITAL LIBRARY

Feedback   Report a problem   Satisfaction survey

Terms used **parallel** **programming** **C**   Found **27,710** of **198,310**

Sort results by   [relevance ▼]   ✎ Save results to a Binder   Try an Advanced Search
                                                                          Try this search in The ACM Guide
Display results   [expanded form ▼]   ? Search Tips
                                       ☐ Open results in a new window

Results 1 - 20 of 200   Result page: **1** 2 3 4 5 6 7 8 9 10   next
Best 200 shown   Relevance scale ☐ ▭ ▬ ▬ ■

1   Architecture-independent scientific programming in data parallel C: three case studies   ■
Philip J. Hatcher, Michael J. Quinn, Ray J. Anderson, Anthony J. Lapadula, Bradley K. Seevers, Andrew F. Bennett
August 1991 **Proceedings of the 1991 ACM/IEEE conference on Supercomputing Supercomputing '91**
Publisher: ACM Press
Full text available: 📄 pdf(1.05 MB)   Additional Information: full citation, references, citings, index terms

2   Parallel and object oriented programming: Concurrency issues in C++   ■
Eshrat Arjomandi, William O'Farrell
November 1992 **Proceedings of the 1992 conference of the Centre for Advanced Studies on Collaborative research - Volume 1 CASCON '92**
Publisher: IBM Press
Full text available: 📄 pdf(989.37 KB)   Additional Information: full citation, abstract, references

   In this paper we review and analyze concurrency issues in object-oriented languages. We particularly focus on C++-based languages. A categorization of existing concurrent object-oriented languages according to their level of integration between the paradigms of object-oriented programming and concurrent programming is presented. We then review concurrent C++-based languages. An analysis of concurrency issues in C++ is also presented.

3   Parallel and object oriented programming: A C toolkit to support parallel programming ■
Donald Acton
November 1992 **Proceedings of the 1992 conference of the Centre for Advanced Studies on Collaborative research - Volume 1 CASCON '92**
Publisher: IBM Press
Full text available: 📄 pdf(897.77 KB)   Additional Information: full citation, abstract, references

   The programming of parallel and distributed systems is difficult. Existing approaches to coarse-grained parallelism rely upon some form of process creation combined with the exchange or sharing of data. Coarse-grained parallelism usually is in the form of a combination of pipes, message passing, or shared memory. The problem with this approach is that in addition to coping with decomposing programs into functions and procedures, is added the task of managing low-level process creation, interproc ...

4   A task- and data-parallel programming language based on shared objects   ■
Saniya Ben Hassen, Henri E. Bal, Ceriel J. H. Jacobs
November 1998 **ACM Transactions on Programming Languages and Systems**

(TOPLAS), Volume 20 Issue 6
Publisher: ACM Press

Full text available: pdf(434.44 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>, <u>review</u>

Many programming languages support either task parallelism, but few languages provide a uniform framework for writing applications that need both types of parallelism or data parallelism. We present a programming language and system that integrates task and data parallelism using shared objects. Shared objects may be stored on one processor or may be replicated. Objects may also be partitioned and distributed on several processors. Task parallelism is achieved by forking processes remotely a ...

Keywords: data parallelism, shared objects, task parallelism

5 Compiler technology for parallel machines: Enterprise in context: assessing the usability of parallel programming environments
Gregory V. Wilson, Jonathan Schaeffer, Duane Szafron
October 1993 **Proceedings of the 1993 conference of the Centre for Advanced Studies on Collaborative research: distributed computing - Volume 2 CASCON '93**
Publisher: IBM Press

Full text available: pdf(917.25 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>

The growth of commercial and academic interest in parallel and distributed computing during the past fifteen years has been accompanied by a corresponding increase in the number of available parallel programming systems, and in the variety of approaches to parallel programming being taken. However, little or no work has been done to compare or evaluate different systems, or to develop criteria by which such comparisons could be made. As a result, a typical parallel programming system is usually ...

6 EPPP - an integrated environment for portable parallel programming
Gilles Hurteau, Vincent Van Dongen, Guang R. Gao
October 1994 **Proceedings of the 1994 conference of the Centre for Advanced Studies on Collaborative research CASCON '94**
Publisher: IBM Press

Full text available: pdf(158.17 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>index terms</u>

EPPP is an Environment for Portable Parallel Programming targeted to current and future generation parallel computers. It is portable in the sense that the user can develop and tune his/her application on single workstations and rapidly port it and run it efficiently on a variety of parallel distributed-memory machines. To achieve this goal, EPPP provides an integrated solution consisting of several modules working together. In particular, it consists of a High Performance C (HPC) compiler, a si ...

7 Efficient Java RMI for parallel programming
November 2001 **ACM Transactions on Programming Languages and Systems (TOPLAS)**, Volume 23 Issue 6
**Publisher:** ACM Press

Full text available: pdf(352.63 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>, <u>review</u>

Java offers interesting opportunities for parallel computing. In particular, Java Remote Method Invocation (RMI) provides a flexible kind of remote procedure call (RPC) that supports polymorphism. Sun's RMI implementation achieves this kind of flexibility at the cost of a major runtime overhead. The goal of this article is to show that RMI can be implemented efficiently, while still supporting polymorphism and allowing interoperability with Java Virtual Machines (JVMs). We study a new approach f ...

Keywords: Communication, performance, remote method invocation

8 Cluster communication protocols for parallel-programming systems

Kees Verstoep, Raoul A. F. Bhoedjang, Tim Rühl, Henri E. Bal, Rutger F. H. Hofman

August 2004 **ACM Transactions on Computer Systems (TOCS)**, Volume 22 Issue 3

Publisher: ACM Press

Full text available: pdf(1.29 MB)   Additional Information: full citation, abstract, references, index terms, review

Clusters of workstations are a popular platform for high-performance computing. For many parallel applications, efficient use of a fast interconnection network is essential for good performance. Several modern System Area Networks include programmable network interfaces that can be tailored to perform protocol tasks that otherwise would need to be done by the host processors. Finding the right trade-off between protocol processing at the host and the network interface is difficult in general. In ...

Keywords: Clusters, parallel-programming systems, system area networks

9 Semantic-based visualization for parallel object-oriented programming

Isabelle Attali, Denis Caromel, Sidi O. Ehmety, Sylvain Lippi

October 1996 **ACM SIGPLAN Notices , Proceedings of the 11th ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications OOPSLA '96**, Volume 31 Issue 10

Publisher: ACM Press

Full text available: pdf(3.17 MB)   Additional Information: full citation, abstract, references, citings, index terms

We present a graphical environment for parallel object-oriented programming. It provides visual tools to develop and debug object-oriented programs as well as parallel or concurrent systems. This environment was derived from a structural operational semantics of an extension of the Eiffel language, Eiffel//. Object-related features of the language (inheritance, polymorphism) are formalized using a big-step semantics, while the interleaving model of concurrency is expressed with small-step semant ...

10 Parallel programming with control abstraction

Lawrence A. Crowl, Thomas J. LeBlanc

May 1994 **ACM Transactions on Programming Languages and Systems (TOPLAS)**, Volume 16 Issue 3

Publisher: ACM Press

Full text available: pdf(3.68 MB)   Additional Information: full citation, abstract, references, index terms, review

Parallel programming involves finding the potential parallelism in an application and mapping it to the architecture at hand. Since a typical application has more potential parallelism than any single architecture can exploit effectively, programmers usually limit their focus to the parallelism that the available control constructs express easily and that the given architecture exploits efficiently. This approach produces programs that exhibit much less parallelism that exists in the applic ...

Keywords: architectural adaptability, closures, control abstraction, data abstraction, early reply, multiprocessors, parallel programming languages, performance tuning

11 Ace: a language for parallel programming with customizable protocols

Mukund Raghavachari, Anne Rogers

August 1999 **ACM Transactions on Computer Systems (TOCS)**, Volume 17 Issue 3

Publisher: ACM Press

Full text available: pdf(297.50 KB)   Additional Information: full citation, abstract, references, index terms, review

Customizing the protocols that manage accesses to different data structures within an application can improve the performance of software shared-memory programs substantially. Existing systems for using customizable protocols are hard to use directly

because the mechanisms they provide for manipulating protocols are low-level ones. This article is an in-depth study of the issues involved in providing language support for application-specific protocols. We describe the design and implementat ...

Keywords: parallel processing

12 <u>Fixed-dimensional parallel linear programming via relative &egr;-approximations</u>
Michael T. Goodrich
January 1996 **Proceedings of the seventh annual ACM-SIAM symposium on Discrete algorithms SODA '96**
Publisher: Society for Industrial and Applied Mathematics
Full text available: pdf(1.20 MB)   Additional Information: <u>full citation</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>

13 <u>mpC: a multi-paradigm programming language for massively parallel computers</u>
Alexey L. Lastovetsky
February 1996 **ACM SIGPLAN Notices**, Volume 31 Issue 2
Publisher: ACM Press
Full text available: pdf(866.98 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>index terms</u>

Currently, programming systems for distributed memory machines are limited to either task parallelism or data parallelism. The mpC programming language and its programming system support both task and data parallelism, allows both static and dynamic process and communication structures, enables optimizations aimed at both communication and computation, and supports modular parallel programming and the development of a library of parallel programs. The mpC language is an ANSI C superset. It is ba ...

14 <u>On the relation between functional and data parallel programming languages</u>
Per Hammarlund, Björn Lisper
July 1993 **Proceedings of the conference on Functional programming languages and computer architecture FPCA '93**
Publisher: ACM Press
Full text available: pdf(1.06 MB)   Additional Information: <u>full citation</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>

15 <u>An exception handling model for parallel programming and its verification</u>
Valérie Issarny
September 1991 **ACM SIGSOFT Software Engineering Notes , Proceedings of the conference on Software for citical systems SIGSOFT '91**, Volume 16 Issue 5
Publisher: ACM Press
Full text available: pdf(967.93 KB)   Additional Information: <u>full citation</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>

16 <u>A data-parallel programming library for education (DAPPLE)</u>
David Kotz
March 1995 **ACM SIGCSE Bulletin , Proceedings of the twenty-sixth SIGCSE technical symposium on Computer science education SIGCSE '95**, Volume 27 Issue 1
Publisher: ACM Press
Full text available: pdf(446.50 KB)   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>

In the context of our overall goal to bring the concepts of parallel computing into the undergraduate curriculum, we set out to find a parallel-programming language for student use. To make it accessible to students at all levels, and to be independent of any particular hardware platform, we chose to design our own language, based on a data-

parallel model and on C++. The result, DAPPLE, is a C++ class library designed to provide the illusion of a data-parallel programming language on conven ...

17 <u>Parallel programming with coordination structures</u> ■

Steven Lucco, Oliver Sharp

January 1991 **Proceedings of the 18th ACM SIGPLAN-SIGACT symposium on Principles of programming languages POPL '91**

Publisher: ACM Press

Full text available: 📄 <u>pdf(1.14 MB)</u>   Additional Information: <u>full citation</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>

18 <u>Session 24: software tools: The D editor: a new interactive parallel programming tool</u> ■

Seema Hiranandani, Ken Kennedy, Chau Wen Tseng, Scott Warren

November 1994 **Proceedings of the 1994 ACM/IEEE conference on Supercomputing Supercomputing '94**

Publisher: ACM Press

Full text available: 📄 <u>pdf(1.58 MB)</u>   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>

Fortran D and High Performance Fortran are languages designed to support efficient data-parallel programming on a variety of parallel architectures. The goal of the D Editor is to provide a tool that allows scientists to use these languages efficiently. The D Editor combines analyses for shared-memory machines and compiler optimizations for distributed-memory machines. By cooperating with the underlying compiler, it can provide novel information on partitioning, parallelism, and communication ba ...

19 <u>Heterogeneous parallel programming in Jade</u> ■

M. C. Rinard, D. J. Scales, M. S. Lam

December 1992 **Proceedings of the 1992 ACM/IEEE conference on Supercomputing Supercomputing '92**

Publisher: IEEE Computer Society Press

Full text available: 📄 <u>pdf(1.19 MB)</u>   Additional Information: <u>full citation</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>

20 <u>The CODE 2.0 graphical parallel programming language</u> ■

Peter Newton, James C. Browne

August 1992 **Proceedings of the 6th international conference on Supercomputing ICS '92**

Publisher: ACM Press

Full text available: 📄 <u>pdf(1.05 MB)</u>   Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index terms</u>

CODE 2.0 is a graphical parallel programming system that targets the three goals of ease of use, portability, and production of efficient parallel code. Ease of use is provided by an integrated graphical/textual interface, a powerful dynamic model of parallel computation, and an integrated concept of program component reuse. Portability is approached by the declarative expression of synchronization and communication operators at a high level of abstraction in a manner which cleanly separate ...

Results 1 - 20 of 200   Result page: **1** <u>2</u> <u>3</u> <u>4</u> <u>5</u> <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u>   <u>next</u>